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Abstract—An 𝑛-level flying capacitor (FC) based active
neutral point clamped (ANPC) converter is discussed in this
paper. The converter is based on an arrangement of a three-level
ANPC converter and a number of two-level cells creating an
𝑛-level line-to-neutral waveform. The converter is operated
under a phase-shifted carrier pulse-width modulation (PWM).
The mathematical model for the DC-link capacitors voltage
behavior of a three-phase arrangement is also presented. It is
shown through simulations and experimental work that the
voltage of flying capacitors can naturally balance to the required
level in order to generate multilevel waveform. Simulations and
experimental work of a single-phase seven-level ANPC converter
prototype are also presented.
Index Terms—Active neutral point clamped converter, carrier
based pulse-width modulation, flying capacitor converter, multi-
level converter
I. INTRODUCTION
Multilevel converters have become popular in recent years
due to their high-voltage and high-power capability [1]. They
have numerous advantages such as lower harmonic distortion
and lower electro-magnetic interference (EMI) and reduced
stressed of the semiconductor switching devices when com-
pared with the conventional two-level converter. These ad-
vantages have made them particularly attractive for indus-
trial applications such as motor drives [2], advanced static-
compensators (STATCOMs) [3], high-power high-voltage
direct-current (HVDC) power transmission [4], etc.
The main multilevel converter topologies are the neutral-
point clamped (NPC), the flying capacitor (FC) converter and
the cascaded H-bridge (CHB) converters [1]. As the number of
levels in the output voltage of a multilevel converter increases,
the complexity of the neutral point voltage control of the NPC
converter, the stored energy components of the FC converter
and the number of isolated power supplies of the cascaded
H-bridge converter increases. This increase in complexity
together with the increase in the number of components affects
the reliability and the efficiency of the converter [5].
In recent years, hybrid multilevel converters using different
arrangements of conventional multilevel topologies have been
introduced. These include the three-level active neutral point
clamped converter (ANPC) converter [6] with a FC converter
generating a five-level (5L) output waveform, the two-level
converter with an H-bridge cell which generates a five-level
output waveform and the three-level NPC converter with an
H-bridge cell [5] which generates a seven-level (7L) output
waveform.
Based on the hybrid configuration of a 3L-ANPC converter
[6] and a 3L FC converter, a 5L-FC based ANPC converter
was developed for motor drive applications [7]. In [8], the
experimental validation of the 5L-FC based ANPC converter
using carrier based disposition (CBD) pulse-width modulation
(PWM) to control the neutral point voltage and FC voltage
were presented. In [9], a 5L-FC based ANPC converter for
STATCOM application with phase shifted carrier (PSC) PWM
using simulation results is verified.
Hybrid configurations also provide the advantage of com-
bining high-volume semiconductors such as the integrated
gate-commutated thyristor (IGCT) and insulated gate bipolar
thyristor (IGBT) in order to decrease the conduction losses
[10]. Optimized pulse patterns with low switching frequency
to deal with voltage balancing and switching frequency is-
sues were presented in [11] and the control under selective
harmonic elimination PWM was proposed in [12].
The objective of this paper is to discuss a generalized 𝑛-
level FC-based ANPC converter operated with PSC-PWM.
The PSC-PWM provides natural balancing of FCs [13] and un-
der this modulation scheme both FCs and DC-link capacitors
of this converter topology balances to required voltage level.
The DC-link capacitors behavior is mathematically derived for
three-phase arrangement where the average value of neutral
point current over fundamental period is zero when the voltage
across the DC-link capacitors and FCs naturally balance.
The paper is organized in the following way. Section II
describes the topology and operating principles of the n-level
FC based ANPC converter. Section III discusses the phase-
shifted carrier based modulation technique and the mathe-
matical model of the DC-link capacitors voltage behavior.
Section IV provides simulation results and Section V presents
experimental results from a single-phase low-power seven-
level laboratory setup. Finally, the conclusions are summarized
in Section VI.
II. TOPOLOGY AND OPERATION PRINCIPLES
Fig. 1(a) presents the phase leg of the 𝑛-level (FC) based
ANPC converter topology. It is the arrangement of a 3L-ANPC
converter and 𝑧 number of two-level cells. The number of
output voltage levels in the line-to-neutral waveform is equal
to 𝑛 = 2𝑧 + 3 where n is an odd number. The 𝑛-level FC
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Fig. 1. 𝑛-level FC based ANPC converter, (a) phase leg, (b) Circuit during
first half-period, (c) circuit during second half-period
based ANPC converter consists of 𝑛 + 3 switches and 𝑛−32
FCs. If the voltage across the DC-link is assumed constant
and equal to (𝑛 − 1)𝑉𝑑𝑐, where 𝑉𝑑𝑐 is the voltage across
the first FC 𝐶𝑓,𝑦1, the voltage across each of the two dc-link
capacitors is equal to (𝑛−1)𝑉𝑑𝑐2 . Switches 𝑆𝑥5, 𝑆𝑥6, 𝑆𝑥7 and
𝑆𝑥8 (outer switches) have to be rated for a voltage equal to
(𝑛−1)𝑉𝑑𝑐2 . The requirement for higher voltage ratings of these
switches can be a limiting factor to the potential expansion
of the topology to large number of levels and higher voltage
applications. Switches 𝑆𝑥3 and 𝑆𝑥4 and the switches of the
two-level cells have to withstand a voltage equal to 𝑉𝑑𝑐. Each
of the two-level cells consists of a FC and a complementary
switch pair. If the voltage across the FC is assumed constant
then the voltage across the last flying capacitor 𝐶𝑓,𝑥𝑦(𝑛−4) is
equal to (𝑛−3)𝑉𝑑𝑐2 and the voltage across the first FC 𝐶𝑓,𝑥𝑦1
is equal to 𝑉𝑑𝑐.
Since the outer switches operate under fundamental fre-
quency, two distinct half-periods can be identified. In the
first half-period the FC circuit is connected to the upper
capacitor (𝐶1) of the DC-link as shown in Fig. 1(b) and during
the second half of the period the capacitor is connected to
the lower capacitor (𝐶2) (Fig. 1(c)). The converter is then
essentially reduced to an (𝑛 + 1)/2 level FC and analytical
determination of the voltage balancing of the flying capacitors
can be applied [13]. In a three-phase application the com-
plexity of this analysis increases, since more than one of the
phase-legs can be connected to one of the DC capacitors.
The 3L-ANPC converter has six switching states. In order
to decrease the switching frequency of switches 𝑆𝑥5 and 𝑆𝑥8,
only four out of the six switching states are considered. The
switching states of the 𝑛-level FC based ANPC converter are
the combination of the four switching states of the three-level
ANPC converter and the two switching states of each of the
two-level cells resulting in a total of 4 ⋅ 2𝑧 switching states
which generate the 𝑛 different voltage levels at the output.







(𝑆𝑥5 − 1) + (𝑆𝑥3 + 𝑆𝑥𝑦(𝑛−4) + . . .+ 𝑆𝑥𝑦1)
]
(1)
The voltage ripple across the FC depends on the amplitude of
the load current and the switching frequency of the switches
𝑆𝑥3, 𝑆𝑥4 and the switches of two-level cells [10]. The current
through the FC 𝐶𝑓,𝑥𝑦(𝑛−6) can then be expressed as:
𝑖𝐶𝑓,𝑥𝑦(𝑛−6) = (𝑆𝑥𝑦(𝑛−4) − 𝑆𝑥𝑦(𝑛−6)) ⋅ 𝑖𝑟𝑥 (2)
The required capacitance of the flying capacitor for a peak
output current of 𝐼𝑝 allowed voltage ripple Δ𝑉𝐶𝑓 and carrier







The energy stored per phase-leg of the 𝑛-level FC based ANPC
converter is also presented in [8]. As the number of levels
increases, the energy stored in the flying capacitors increases
linearly. In order to decrease the energy stored in the FCs as
the number of levels increase, a higher switching frequency
can be utilized. This, however, increases the switching losses
and a trade off between the switching losses and the energy
storage of the capacitors has to be made.
III. PHASE-SHIFTED CARRIER PWM
A. Modulation Strategy
The modulation of the 𝑛-level FC based ANPC converter
is based on a PSC PWM. The PSC-PWM provides natural
balancing of the FC converters [13] and can be readily applied
to the topology under discussion. Since additional number of
levels can be acquired by the fundamental frequency switching
of the 3L-ANPC, only 𝑛−12 triangular carrier signals are
required. The phase shift between these triangular carrier
signals is 720𝑛−1 degrees, or double the phase shift for an equal
level FC or CHB topology. The harmonics are positioned as
sidebands around (𝑛−1)𝑓𝑠2 . This modulation technique fulfills
the two basic requirements set in [8] as the voltage balancing
of the flying capacitors is provided by the PSC-PWM and the
switching frequency of the outer switches of the topology is
equal to the fundamental frequency of the output voltage.
The modulating signal for the converter is a function of both
the desired output voltage and the switching function of the
switch 𝑆𝑥5 [9] and is given by eqn. (4).







where 𝑚𝑎 is the amplitude modulation index and 𝜔0 is
the angular frequency of the fundamental component. The
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Fig. 2. Modulating signal and triangular carrier of the PSC-PWM
modulating signal and a triangular carrier waveform are shown
in Fig. 2. The value of 𝑚𝑎 is normalized with the overall
number of levels and it ranges between 0 and 1 for any 𝑛. The
number of levels in the output voltage waveform also depends
on the amplitude modulation index and for every 2𝑛−1 decrease
in 𝑚𝑎, the number of levels in the output waveform decreases
by two.
B. Mathematical modeling of the DC-link capacitor voltage
behavior for three-phase converter arrangement
The analysis of the DC-link capacitor voltage behavior
for the 𝑛-level FC based ANPC converter using PSC-PWM
is discussed in this section. The switching functions of the
switches, determine the relation between the AC- and DC-side
variables. Voltages of the AC-side of the ANPC converter are
















2 (𝑆𝑐5 − 1) + (𝑆𝑐3 + . . .+ 𝑆𝑐𝑦1)
]
(7)
Considering the AC-side three-phase currents as:
𝑖𝑎(𝑡) = 𝐼𝑝 sin(𝜔0𝑡+ 𝜙) (8)
𝑖𝑏(𝑡) = 𝐼𝑝 sin(𝜔0𝑡+ 𝜙− 2𝜋
3
) (9)




The currents of the DC-side of the converter are given by
𝑖1 = 𝑖𝑎 ⋅ 𝑆𝑎5 ⋅ 𝑆𝑎3 + 𝑖𝑎 ⋅ 𝑆𝑏5 ⋅ 𝑆𝑏3 + 𝑖𝑎 ⋅ 𝑆𝑐5 ⋅ 𝑆𝑐3 (11)
𝑖0 = 𝑖𝑎(𝑆𝑎5 + 𝑆𝑎3(1− 2𝑆𝑎5)) + 𝑖𝑏(𝑆𝑏5 + 𝑆𝑏3(1− 2𝑆𝑏5))
+ 𝑖𝑐(𝑆𝑐5 + 𝑆𝑐3(1− 2𝑆𝑐5)) (12)
𝑖2 = 𝑖𝑎 ⋅ 𝑆𝑎8 ⋅ 𝑆𝑎4 + 𝑖𝑎 ⋅ 𝑆𝑏8 ⋅ 𝑆𝑏4 + 𝑖𝑎 ⋅ 𝑆𝑐8 ⋅ 𝑆𝑐4 (13)
At any given time, the switching function can be approxi-
mated by the instantaneous value of the modulating waveform,
given that carrier frequency is much larger than converter
output frequency. The continuous switching functions for
switches of phase 𝑎 are









0 ≤ 𝜔0𝑡 ≤ 2𝜋 (14)

















2 0 ≤ 𝜔0𝑡 ≤ 𝜋










2 𝜋 ≤ 𝜔0𝑡 ≤ 2𝜋
(17)
Thus the average value of current 𝑖1 over one cycle of











Similarly from the integration of eqn. (12)
𝑖0 = 0 (20)











Considering the power balance equation between the DC












?̄?𝑑𝑐 is the average value of 𝑖𝑑𝑐 over one cycle of the
modulating waveform. Using the above deduced equations the
following are obtained
?̄?𝐶1 = ?̄?𝑑𝑐 − ?̄?1 = 0 (25)
?̄?𝐶2 = ?̄?𝐶1 − ?̄?0 = 0 (26)
When the voltage across the capacitors naturally balances
using PSC-PWM, the average value of the DC-link capacitors





















Fig. 3. Seven level FC based ANPC converter
IV. SIMULATION RESULTS
Simulations have been performed based on a seven-level
topology (Fig. 3). In this case, charging and discharging of
the two flying capacitors 𝐶𝑓,𝑦3 and 𝐶𝑓,𝑦1 takes place at 1 p.u
and 2 p.u of the output line-to-neutral voltage and depends
upon the direction of the output phase current. The switching
states for the case of the seven-level topology are shown in
Table I. During the switching states 𝑉2, 𝑉7, 𝑉11 and 𝑉14 both
the FCs are connected to the load and one of the capacitors
charges while the other discharges. In the remaining states that
provide 1 p.u. or 2 p.u. voltage levels, only one of the two FCs
is connected to the output. Also during switching states, 𝑉7
and 𝑉14 the neutral point 𝑂 is connected to the load through
the FCs.
The switching signals and the intervals where either or
both the FCs are connected to the load during a fundamental
period are shown in Fig. 4. The system parameters and load
configurations for both the simulation and experimental results
are summarized in Table II. The behavior of the topology
and especially the voltage balancing of the flying capacitors
is investigated not only under steady-state operation but also
during changes in the DC voltage. Fig. 5 shows the phase
output voltage and the voltage across the flying and DC-
link capacitors and Fig. 6 shows the load current and current
through the flying capacitors of the seven-level topology.
The dynamic behavior of the converter for a step change
in the DC-link voltage is also simulated for the two possible
arrangements of the triangular carrier waveforms (leading and
lagging). The simulated results are shown in Fig. 7(a) and (b)
for leading and lagging arrangements respectively. As expected
the leading carrier arrangement results in a faster response
from capacitor 𝐶𝑓,𝑦1 and the lagging carrier arrangement
results in an initial dip in the voltage of capacitor 𝐶𝑓,𝑦1
and a faster response to the transient change from capacitor
𝐶𝑓,𝑦3. These results are in accordance with the behavior of a
flying capacitor converter under similar changes in the DC-link
voltage [13].
TABLE I
SWITCHING STATES OF SEVEN-LEVEL FC BASED ANPC
CONVERTER
𝑆3 𝑆4 𝑆5 𝑆6 𝑆7 𝑆8 𝑆𝑦1 𝑆𝑦2 𝑆𝑦3 𝑆𝑦4
𝑉1 1 0 1 0
𝑉2 1 0 1 0 1 0 1 0 0 1
𝑉3 0 1 1 0
𝑉4 0 1 0 1
𝑉5 1 0 1 0
𝑉6 0 1 1 0 1 0 1 0 0 1
𝑉7 0 1 1 0
𝑉8 0 1 0 1
𝑉9 1 0 1 0
𝑉10 0 1 0 1 0 1 1 0 1 0
𝑉11 0 1 1 0
𝑉12 0 1 0 1
𝑉13 1 0 1 0
𝑉14 1 0 0 1 0 1 1 0 0 1
𝑉15 0 1 1 0
















































Fig. 4. Seven-level FC based ANPC converter, (a)-(d) Switching signals, (e)
Output voltage and charging periods
TABLE II
SIMULATION AND CIRCUIT PARAMETERS
DC-link voltage 300V
DC-link capacitors 𝐶1 and 𝐶2 4700𝜇𝐹
Flying capacitors 1000𝜇𝐹
Carrier Frequency 1500Hz
Fundamental Frequency 50 Hz
Load Resistance 22 Ω
Load Inductance 7mH
V. EXPERIMENTAL RESULTS
A single-phase laboratory prototype of a seven-level FC




























































Fig. 5. Simulation results, (a) Output phase voltage, (b) Capacitor 𝐶𝑓,𝑦3




























































Fig. 6. Simulation results, (a) load current (b) Capacitor 𝐶𝑓,𝑦3 current (c)
Capacitor 𝐶𝑓,𝑦1 current
phenomenon of the FCs using PSC-PWM. The converter is
built using the FUJI 2MBI100TA-060 and a dSPACE 1104
R&D DSP board. The laboratory setup employed a control-
lable DC-supply attained from a three-phase passive front end
rectifier and a transformer to maintain the DC-link voltage
The steady state performance of the topology is initially
investigated. Fig. 8 shows the line-to-neutral phase output
of and the corresponding harmonic spectrum of the single-
phase circuit for an amplitude modulation index of 0.85. The
measured load current and currents through the two flying
capacitors are also shown in Fig. 9. Finally, Fig. 10 shows the
DC-link voltage and the voltage of the flying capacitors over



































Fig. 7. Simulated response to a DC-link voltage step change (a) leading
arrangement, (b) lagging arrangement
10 fundamental periods (0.4 sec). The natural balancing of
the flying capacitors due to the PSC-PWM method and their
corresponding voltage ripple due to the load current can also
be observed.
The behavior of the single-phase circuit under a step change
in the DC-link voltage of 100V (i.e. from 200V to 300V) is
also investigated for both leading and lagging carrier wave-
forms. The transient responses for the case of the leading
and lagging carrier arrangement are shown in Figs. 11 and
12 respectively. Due to the PSC-PWM of the flying cells of
the topology and the fundamental frequency switching of the
outer switches, which result in a circuit as shown in Fig.
1(b) and (c), the transient behavior of the topology for both
carrier arrangements is similar to that of a FC converter. The
experimental results appear to be over-damped when compared
to the simulation results possibly because of the non-linear
nature of the load inductance for the specific current range
and the variation of the load resistance with frequency.
VI. CONCLUSION
The topology, operational principles and theoretical consid-
erations of a generalized 𝑛-level flying capacitor based, active
neutral-point clamped converter has been discussed in this
paper. The converter is operated with PSC-PWM providing
fundamental frequency switching of the outer switches and
voltage balancing of the flying capacitors through the natural
balancing property. Simulations results and closely matched
experimental results are also provided that verify the opera-
tional principles of the topology.
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